ABSTRACT Active power filter (APF) has become an effective approach to suppress harmonic and compensating the reactive power of a power grid. In this paper, the topological structure of the single-phase APF is T-type three-level which can suppress harmonic. For the traditional dual-loop PI control of APF, the voltage loop has poor disturbance rejection performance and long response time under nonlinear load and load mutation. To eliminate the impact on the reduction of power quality of the power grid, this paper uses a PI control of the current loop and a linear active disturbance rejection control (LADRC) of voltage loop. The first-order LADRC controller, which uses a linear extended state observer (ESO) and a linear state error feedback (SEF), does not depend on an explicit mathematical model of the controlled object. In this paper, a 2kVA experimental prototype with a processor of TMS320F28335 is designed to testify the performance and effectiveness of the presented method. The results of simulation and experiments show that the LADRC has better disturbance rejection performance and faster dynamic response than PI control under nonlinear load and load mutation.
I. INTRODUCTION
With the rapid development of the power industry and power electronics, a large amount of power electronic equipment, especially nonlinear system, brings benefits to industries and daily life. At the same time, it also causes harmonic and reactive power which affects the quality of power grids. The power pollution generated by power systems does not only damage the life of power equipment, but causes other power losses as well [1] - [6] .
To achieve high power quality and keep stability in power systems, scholars research the topological structure and control methods of Active Power Filters (APFs). APFs, which operate as dynamic devices with harmonic elimination and reactive power compensation, are the most widely used power filters and have a high research value as a result [7] - [11] . Research on multilevel and topological structure makes APFs achieve high quality of output waveform and apply
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to high voltage and high power situation [12] - [19] . This paper uses T-type three-level topological structure. Furthermore, to achieve high dynamic performance, disturbance rejection and strong robustness scholars research and propose many DC bus voltage control methods of APF and controller techniques, including PID control, PI control, repetitive control, neural network PID control, fuzzy logic Control, neuro-fuzzy control, Active Disturbance Rejection Control (ADRC), Linear Active Disturbance Rejection Control (LADRC), etc. [20] - [34] .
The DC side voltage of APF is realized by the feed energy of grid side. The voltage is not a constant voltage source and has a large fluctuation, which is caused by the energy losses and load changes of grid side. To keep the stability of the DC side voltage, the closed loop control is used. The most widely used control is PID control technology. PID controllers have been at the heart of control engineering practice for several decades. A large number of PID controllers used in industry only have P and I parts for so-called 'differential physically unrealizable'. PI control has delay and integral saturation under load mutation, which cannot meet the increasing demand of high power quality and stability [35] - [38] .
ADRC mainly consists of four parts: arranging the transient dynamics, extended state observer (ESO), nonlinear state error feedback (SEF) and disturbance compensation. ADRC has strong robustness against disturbance and does not depend on an accurate system model of the controlled object. But ADRC uses a lot of nonlinear functions, which lead to many system parameters and difficult adjustment [39] - [46] . While LADRC uses less nonlinear functions, because it uses linear ESO and linear SEF. Comparing with PI and PID control, LADRC shows better dynamic tracking performance, disturbance rejection and stronger robustness [47] - [50] .
This paper proposes an APF control method based on LADRC. The presented method uses an LADRC controller to control the voltage loop of APF instead of a PI controller. The LADRC can treat the internal and external uncertainties of the system as a whole for the convenient control. In Section III, the LADRC controller is designed on the order of the controlled object instead of an explicit mathematical model of that. The results of simulation and experiment are shown and analyzed in Section IV. The results verify that the LADRC method has shorter dynamic time and better disturbance rejection performance than PI control method under load mutation.
II. MATHEMATICAL MODEL
The abbreviations used in this paper are shown in Table 1 . The main circuit structure of the T-type three-level converter used in this paper is shown in Fig. 1 . C dc1 and C dc2 are the DC side upper and lower capacitors, and their voltage are U dc1 and U dc2 . L is an output filter inductor of the inverter. L 1 is a flat-wave reactor, situated on the load side, that is used to suppress the peak current generated by the large harmonic change rate. R is an equivalent resistance of the line. The terms i s , i c , and i L are filtered grid side current, compensation current, and unfiltered load current, respectively. U s and U ab are the grid side voltage and the output voltage of the inverter. The nonlinear load is a single-phase uncontrolled rectifier. Switching function S i is:
In (1), S i = 1 indicates that S i1 and S i3 are turned on, while S i2 and S i4 are turned off. S i = 0 indicates that S i2 and S i3 are on, while S i1 and S i4 are off. S i = −1 indicates that S i2 and S i4 are on, while S i1 and S i3 are off [19, 20] .
U ab and i c can be expressed by the following equation:
According to Kirchhoff 's law, the following equation can be obtained:
Equation (4) can be obtained from (2) and (3): The Laplace transform of (2) and (3) is:
The structural diagram of the mathematical model of (5) is shown in Fig. 2 :
L, R and C dc are determined by the model. U s is the constant amplitude-constant frequency grid voltage. Therefore, i c and U dc are selected as the two state variables of the system. The i c and the stabilization of U dc can be realized by changing the switch combination.
III. T-TYPE THREE-LEVEL APF CONTROL BASED ON LADRC A. SINGLE-PHASE APF CONTROL STRATEGY
In the APF, the i c and U dc are both control objects, whereas the U dc provides a stable voltage for the main circuit. Fig. 3 is a dual-loop control diagram of a single-phase APF with current loop PI control and voltage loop linear auto disturbance rejection control.
The mathematic model of the APF is shown in the dotted box, where U s can be regarded as an external disturbance. The measured U s is added to the control parameter. For the voltage loop, the measured U dc is compared with the reference voltage U ref to obtain the voltage error U err . After controlling the U err via an LADRC controller, the effective value I p of the active current i p that flows to the DC side of the power grid is obtained. The instantaneous value of the i p is obtained by multiplying I p with a sinusoidal signal kU s . Then, the i p and harmonic current i h are superimposed to obtain the reference current i ref .
For the current loop, the current error i err is obtained by comparing i ref with i c . i err is injected into the PI controller for current tracking control. The output of the current loop is superimposed onto the U s , which is sent to the Space Vector Pulse Width Modulation (SVPWM) module as a modulation wave. The SVPWM module is used in the main circuit of the inverter for harmonic compensation.
B. PI CONTROL OF CURRENT LOOP
In the control system, the response speed of the voltage loop is much slower than that of the current loop. Therefore, the voltage loop is always constant when the current loop is controlled, that is, U err is zero. In addition, the U s , which is regarded as system disturbance, is eliminated [21] . The simplified PI control diagram of the current loop that describes this process is shown in Fig. 4 .
In Fig. 4 ,
T s s+1 is the modulation link of SVPWM, k PWM is the modulation gain, T s is the switching period. The transfer function of the PI controller G i (s) is:
where k ip and k ii are the proportional and integral coefficients of the PI controller. According to
, the open-loop transfer function of the PI controller G io (s) is as followed:
Let L R = τ i , the close-loop transfer function of the PI controller G ic (s) is as followed: According to the design principle of the second order optimum system, the G ic (s) is as follows:
where
707. Then, the following equation can be obtained:
The L, R, f s and k PWM are set to 1mH, 0.1 , 10kHz and 1, respectively. Then, k ii ≈ 500, k ip ≈ 5 can be obtained and the G ic (s) is as followed:
C. PI CONTROL OF VOLTAGE LOOP
Assuming that the current loop is stable, the transfer function of the current loop can be expressed as a first order inertial link, which is combined with a low-pass filter link to a new first order inertial link G ic (s). The PI control diagram of the voltage loop is shown in Fig. 5 . The sign(S a − S b ) and the relationship between i c and i dc is nonlinear, which is inconvenient for analysis. According to the energy conservation law, the voltage loop controller is as follows [43] :
where U s_rms and u s are the amplitude and instantaneous value of the grid voltage, respectively. P loss is the loss of the main circuit. Ignoring the P loss , equation (12) is transformed into as follows:
, the transfer function of the I p and U dc is:
The transfer function of the LPF is G LPF = The transfer function of the PI controller G v (s) is:
where k vp and k vi are the proportional and integral coefficients of the PI controller. According to
, the open-loop transfer function of the PI controller G ov (s) is as followed:
According to the typical II-type system, the controller parameters is as followed:
where h is the frequency width, which is usually set to 5. The C dc , U s_rms , T and U dc are set to 4700µF, 311V, 0.02s and 700V, respectively. Then, k vi ≈ 6.3, k vp ≈ 0.63 can be obtained and the G vo (s) is as followed:
The Fig. 7 is the bode diagram of the open loop transfer function of the voltage loop G vo (s). In the Fig. 7 , the controller bandwidth is ω c = 4.49Hz.
D. LADRC OF VOLTAGE LOOP
For the PI control of the voltage loop, the PI controller has delay and integral saturation under load mutation.
ADRC, proposed by Professor Han [41] , is a nonlinear control theory that mainly consists of four parts: arranging the transient dynamics, extended state observer (ESO), nonlinear state error feedback (SEF) and disturbance compensation. Its core is the ESO, which estimates the disturbance to obtain the amount of compensation that is needed. An ADRC uses many nonlinear functions, which leads to many system parameters and difficult adjustment [42] . Linear ADRC technology effectively mitigates these problems. The ESO and the controller are both linear functions, which can meaningfully simplify the method by using less parameters. Therefore, LADRC is expected to be quickly applied to most engineering problems.
Assuming that the current loop is stable, the transfer function of the current loop can be expressed as a first order inertial link, which is combined with a low-pass filter link to a new first order inertial link G ic (s). The control diagram of the voltage loop is shown in Fig. 8 .
Equation (12) is rewritten as follows:
The differential equation of the LADRC system of the n-order system is:
where t is the time, u and y are the input and output of the controlled object respectively, ω is the unknown disturbance, f is the generalized total disturbance of the system, and b is the input control gain.
According to (19) and (20), the followed equation can be obtained:
The controlled object of the voltage loop satisfies the differential equation of a first order system. Thus, a first-order linear ADRC controller can be designed.
The linear ESO is a second-order system:
The linear SEF U 0 is:
The disturbance compensation is:
where l 1 , l 2 and k 1 are the parameters of the controller. In [20] , the authors use an observer bandwidth ω o and a controller bandwidth ω c to tune parameters, and ω o ≈ (3 ∼ 10) ω c . The results are as follows:
According to ω c = 4.49Hz, k 1 = 4.49, ω o = 22.45, b ≈ 47, l 1 = 44.9, l 2 ≈ 504 can be obtained.
According to (22) to (25) , the first order controller of the voltage loop, based on LADRC, can be built. The block diagram of the LADRC controller is shown in Fig. 9 . 
IV. EXPERIMENTS
The feasibility and performance of the presented method is testified via the following simulation and experiments. The results of PI and LADRC on the DC side voltage control of the APF are shown and analyzed. 
A. SIMULATION
The simulation parameters are shown in Table 2 . The effective value of the grid voltage U s in the simulation model is 220V. The nonlinear load is an uncontrollable rectifier in parallel with an R 1 C . The R 1 is 10 , the C is 220µF. At t = 1s, the C mutate to 440µF. In this paper, the ω 0 , ω c , U s_rms are 19, 0.3 and 220V.
The simulation waveforms of the DC side voltage are shown in Fig. 10 . The simulation waveforms and FFT of the filtered grid current under small and large nonlinearity are shown in Fig. 11 . As shown in Fig. 10 , the shunt capacitors need power to charge, and the DC side has a great energy loss and output. When t < 0.08s, the system is at initial stage. When 0.08s < t < 0.25s, the DC side voltage U dc is steady at voltage of 700V . When t > 0.25s, the U dc returns to 700V in a short time. LADRC has smaller static error and shorter response time than PI control. As shown in Fig. 11 , when t < 0.08s, the system is at initial stage. When 0.08s < t < 0.25s, the amplitude of the filtered grid current under small nonlinearity is about 57A with the total harmonic distortion (THD) of 4.71%. When t > 0.25s, the amplitude of the filtered grid current under large nonlinearity is about 98A with the THD of 2.63%. The LADRC can effectively suppress harmonic.
B. EXPERIMENT
This paper designs a 2kVA experimental prototype of singlephase T-type three-level APF. The control flow chart is shown in Fig. 12 . The control program is realized in the TMS320F28335 of TI.
The experimental prototype is shown in Fig. 13 . The parameters of the experimental prototype are shown in Table 3 . Because the load is small, and to protect the experimental prototype, a voltage regulator is used to adjust the grid voltage to 40V.
To simulate the filtering effect of APF under load mutation, an air switch is added to the load. Before the load mutation, the load is an uncontrollable rectifier in parallel with an R 1 C. The C is 220µF. After the load mutation, the C becomes 330µF. The waveforms and FFT of the unfiltered load current is shown in Fig. 14. The Fig. 15 is the waveforms and FFT of the filtered grid current.
As shown in Fig. 14 , the amplitude of the unfiltered load current under small and large nonlinearity are 9.6A and 11.5A, respectively. In Fig. 15 , the amplitude of filtered grid current under small and large nonlinearity are 9.7A and 10.5A, respectively. The FFT results of the unfiltered load current and filtered grid current is shown in Table 4 .
As shown in Table 4 , the THD of the unfiltered load current is large, and the main harmonic is odd harmonic such as the 3rd, 5th and 7th. The THD under small nonlinearity is 14.50%, and the THD under large nonlinearity is 23.33%. The THD of the filtered grid side current is significantly lower than that of the unfiltered load current. The THD under small nonlinearity is 4.91%. The THD under large nonlinearity is 5.06%.The APF has a strong ability to suppress harmonic.
In a three-level system, to reduce low-order harmonic and avoid the uneven of power tube stress, the voltage of the upper and lower capacitors needs to be balanced. The experiment uses a proportional coefficient P to control the midpoint potential of the capacitors. The results are shown in Fig. 16 . The load mutates at point a, at which point the differential pressure of the upper and lower capacitors begins to increase. After 166ms, the load reaches point b and the voltage of the capacitors return to balance. For the voltage loop, the following experiments compare the performance under LADRC and PI control. The coefficients of controllers are selected by the PID optimal tuning method and (15) to (19) .
Experiment 1: The given value of the voltage loop is a step signal with an initial value of 60V. After a period, the given VOLUME 7, 2019 value is raised to 80V. The DC bus voltage waveform under the LADRC and PI control is shown in Fig. 17 . The results are shown in Table 5 . Fig. 17 shows that the PI control takes 64ms to bring the initial voltage of 60V to a new steady state voltage of 80V, while the LADRC takes 44ms, which reduces the response time by 31.25%.
Experiment 2: When the load mutates from a light load to a heavy load, the DC side output power increases and the voltage drops. The system reaches to a new steady state after a period. The DC side bus voltage waveform under LADRC and PI control is shown in Fig. 18 . The results are shown in Table 5 . 
V. CONCLUSION
In this paper, a Linear Active Disturbance Rejection Control method for DC side voltage of single-phase Active Power Filters is presented. To achieve the control of the DC side voltage, this paper uses a dual-loop control with a PI control of current loop and an LADRC of voltage loop. For the traditional PI control of voltage loop, it has delay and integral saturation under load mutation. To improve the dynamic performance, this paper designs a first order LADRC controller. Comparing with ADRC, the LADRC uses linear ESO and linear SEF, which needs less nonlinear functions than ADRC. The simulation and experiments show that harmonic and response time generated by nonlinear load and load mutation can get suppressed and shortened effectively after introducing the LADRC to APF. Comparing with PI control, the experimental results show that the LADRC has better disturbance rejection performance and faster dynamic response, which reduces the response time by about 35% under step signal and load mutation.
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